This can be a special method of examine cycle implicitly tackled to the interrupt controller, which returns an interrupt vector. The 32-little bit tackle discipline is disregarded. Just one achievable implementation would be to deliver an interrupt acknowledge cycle on an ISA bus using a PCI/ISA bus bridge. You have https://nathanlabsadvisory.com/